Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing driven method for laying out a user's circuit onto a programmable integrated circuit device

Timing driven method for laying out a user's circuit onto a programmable integrated circuit device

US Patent 5521837 · Granted May 28, 1996

Estimated economic value: $20,448,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verification module apparatus for debugging software and timing of an embedded p2015
Verification module apparatus to serve as a prototype for functionally debugging2013
Logic verification module apparatus to serve as a hyper prototype for debugging 2013
Local preferred direction architecture2012
Local preferred direction architecture, tools, and apparatus2008
Scalable reconfigurable prototyping system and method2008
Method and apparatus for providing multiple electronic design solutions2002
Logic placement using positionally asymmetrical partitioning method1996
Logic placement using positionally asymmetrical partitioning algorithm1993