Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect and transistor reliability analysis for deep sub-micron designs

Interconnect and transistor reliability analysis for deep sub-micron designs

US Patent 8356270 · Granted Jan 15, 2013

Estimated economic value: $3,701,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temporary waiver tool2018
Multiplier product generation based on encoded data from addressable location2011
Delay line periodically operable in a closed loop2008
Delay-locked loop having a plurality of lock modes2007
Voltage controlled delay line (VCDL) having embedded multiplexer and interpolati2007