Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable resistance memory device having reduced bottom contact area and method of forming the same

Variable resistance memory device having reduced bottom contact area and method of forming the same

US Patent 8354661 · Granted Jan 15, 2013

Estimated economic value: $5,048,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicided recessed silicon2015
Variable resistance memory device having reduced bottom contact area and method 2013
Method of fabricating integrated circuitry2013
Variable resistance memory device having reduced bottom contact area and method 2011
Method of forming a transistor gate of a recessed access device, method of formi2011
Stacked memory cell structure and method of forming such a structure2011
Method of fabricating integrated circuitry2011
Silicided recessed silicon2009
Method for forming MRAM bit having a bottom sense layer utilizing electroless pl2009
Stacked columnar 1T-nMTj MRAM structure and its method of formation and operatio2008
Method of fabricating integrated circuitry2008
Stacked columnar 1T-nMTJ MRAM structure and its method of formation and operatio2008