Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced mask configuration for power mosfets with electrostatic discharge (ESD) circuit protection

Reduced mask configuration for power mosfets with electrostatic discharge (ESD) circuit protection

US Patent 8354316 · Granted Jan 15, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Use of sweetpotato IbSAP15 gene in regulating leaf shape and flower shape of swe2025
Pyrazole boronic acid compound, pharmaceutical composition containing same, and 2025
Mouse structure2025
Fluid aeration detection systems and methods2025
Key structure with light-guiding function2025
Cleaning brush2025
High density shield gate transistor structure and method of making2025
Single-core polarization-maintaining dispersion compensation micro-structured op2024
Key structure of keyboard2024
Method and circuit for sensing MOSFET temperature for load switch application2023
Vibration structure of electrical toothbrush2023
Reusable wide bandgap semiconductor substrate2023