Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Direct digital synthesis with reduced jitter

Direct digital synthesis with reduced jitter

US Patent 8352526 · Granted Jan 8, 2013

Estimated economic value: $3,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for measuring a time interval using a high-speed serial receiver2012
Glitch-suppressor circuits and methods2010
Tapered signal lines2010
Reducing noise on a supply voltage in an integrated circuit2010
Glitch-suppressor circuits and methods2010
Circuit for and method of testing a memory device2009
Circuits and methods of concatenating FIFOs2009
Tapered signal lines2007
Direct digital synthesis with low jitter2007
First-in, first-out memory system with reduced cycle latency2007
Measuring pulse edge delay value relative to a clock using multiple delay device2007
First-in, first-out buffer system in an integrated circuit2007