Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › First-in, first-out memory system with reduced cycle latency

First-in, first-out memory system with reduced cycle latency

US Patent 7254677 · Granted Aug 7, 2007

Estimated economic value: $5,942,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and methods for routing crossbars with programmable vias2025
Fast FPGA interconnect stitching for wire highways2023
Apparatus for flexible electronic interfaces and associated methods2020
Apparatus for flexible electronic interfaces and associated methods2019
Apparatus for flexible electronic interfaces and associated methods2018
Integrated circuit package with inter-die thermal spreader layers2018
Heterogeneous segmented and direct routing architecture for field programmable g2017
Apparatus for flexible electronic interfaces and associated methods2017
Heterogeneous segmented and direct routing architecture for field programmable g2016
First-in-first-out memory with dual memory banks2016
Fine grain programmable gate architecture with hybrid logic/routing element and 2016
Adjustable drive strength input-output buffer circuitry2015