Home› Technique for reducing topography-related irregularities during the patterning of a dielectric material in a contact level of closely spaced transistors
Technique for reducing topography-related irregularities during the patterning of a dielectric material in a contact level of closely spaced transistors