Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for placement of active and passive devices within a chip

Techniques for placement of active and passive devices within a chip

US Patent 8324066 · Granted Dec 4, 2012

Estimated economic value: $10,239,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capacitor embedded 3D resonator for broadband filter2025
Package comprising integrated devices and bridge coupling top sides of integrate2025
Compact hybrid acoustic wave filter structure2025
Integrated device and integrated passive device comprising magnetic material2025
Substrate comprising acoustic resonators configured as at least one acoustic fil2025
Integrated circuit assembly with hybrid bonding2025
3D inductor design using bundle substrate vias2025
Wideband filter with resonators and inductors2025
Electronic device including flexible display2025
Antenna modules employing three-dimensional (3D) build-up on mold package to sup2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Radio frequency oscillator with ceramic resonator and surface-mounted integrated2025