Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimizing memory array representations for enhanced synthesis and verification

Minimizing memory array representations for enhanced synthesis and verification

US Patent 8307313 · Granted Nov 6, 2012

Estimated economic value: $8,916,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Equivalence checking of synthesized logic designs using generated synthesis hist2025
Optimization of arithmetic expressions2024
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Scalable connectivity verification using conditional cut-points2021
Grouping and partitioning of properties for logic verification2020
Grouping and partitioning of properties for logic verification2020
Methods and systems for efficient identification of glitch failures in integrate2020
Initial-state and next-state value folding2020
Initial-state and next-state value folding2020
Scalable connectivity verification using conditional cut-points2020
Equivalency verification for hierarchical references2020