Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Alignment of wafers for 3D integration

Alignment of wafers for 3D integration

US Patent 8299584 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metallization stack and method of manufacturing the same, and electronic device 2025
Semiconductor apparatus with isolation portion between vertically adjacent eleme2025
Field effect transistor with shallow trench isolation features within source/dra2025
Semiconductor apparatus, manufacturing method therefor, and electronic equipment2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
MRAM, method of manufacturing the same, and electronic device including the MRAM2025
High electron mobility transistors having barrier liners and integration schemes2025
Semiconductor device having ferroelectric layer in recess and method for manufac2025
Semiconductor device and method of manufacturing the same, and electronic appara2025
Semiconductor device, method of manufacturing the same and electronic device inc2025
Semiconductor memory device, method of manufacturing the same, and electronic de2025
Semiconductor device and method of manufacturing the same, and electronic appara2025