Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems related to a configurable delay counter used with variable frequency clocks

Methods and systems related to a configurable delay counter used with variable frequency clocks

US Patent 8294504 · Granted Oct 23, 2012

Estimated economic value: $3,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reordering responses in a high performance on-chip network2020
Reordering responses in a high performance on-chip network2019
Two-phase data-transfer protocol2011
Clock domain crossing FIFO2007
Parallel data communication realignment of data sent in multiple groups2006
High-speed interchip interface protocol2006
Parallel data communication having skew intolerant data groups2005
Method and arrangement for rapid silicon prototyping2003
Parallel communication based on balanced data-bit encoding2003
Selecting a cache design for a computer system using a model with a seed cache t2003
Computer-implemented conversion of combination-logic module for improving timing2003
FIFO system with variable-width interface to host processor2003