Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reordering responses in a high performance on-chip network

Reordering responses in a high performance on-chip network

US Patent 10303628 · Granted May 28, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multistage compiler architecture2025
Method and system for memory management within machine learning inference engine2025
Method and apparatus for ML graphs by a compiler2025
Method and apparatus for correlating high-level code with low-level instructions2024
Method and apparatus for performing machine learning operations in parallel on m2024
Method and apparatus for compiler and low-level instruction validation of machin2024
Artificial reality system having multi-bank, multi-port distributed shared memor2024
Method and apparatus for generating metadata by a compiler2023
Distributed temporal cache for Systems on a Chip2023
Artificial reality system with inter-processor communication (IPC)2022
Method and apparatus for generating metadata by a compiler2022
Artificial reality system having multi-bank, multi-port distributed shared memor2022