Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for rapidly modeling and simulating intra-die statistical variations in integrated circuits using compressed parameter models

Method and apparatus for rapidly modeling and simulating intra-die statistical variations in integrated circuits using compressed parameter models

US Patent 8290761 · Granted Oct 16, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Visualization for splitting an application into modules2025
Network management using hierarchical and multi-scenario graphs2025
Automated generation of application programming interfaces for microservices2025
Microservice creation using runtime metadata2025
Monolith-to-microservice refactoring via source-code-to-domain-model graph compa2025
Generating compliant container images via embeddings2024
Network management using hierarchical and multi-scenario graphs2024
Microservices recommendation framework2023
Generating multi-dimensional host-specific storage tiering2023
Identifying microservices for a monolith application through static code analysi2023
Data filtering with fuzzy attribute association2023
Weather-driven multi-category infrastructure impact forecasting2023