Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality

Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality

US Patent 8259509 · Granted Sep 4, 2012

Estimated economic value: $3,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for artificial intelligence assisted service catalogue generat2024
Read assist circuitry for memory applications2022
Memory cell write assist in response to voltage tracking of a replica circuit2020
Read assist circuitry for memory applications2020
Read assist circuitry for memory applications2019
Method, system and circuit for staggered boost injection2019
Boost circuit for memory2019
Write operation scheme for SRAM2019
Write assist circuitry2018
Area-efficient process-and-temperature-adaptive self-time scheme for performance2016
Memory device with separately controlled sense amplifiers2016
Area-efficient, high-speed, dynamic-circuit-based sensing scheme for dual-rail S2016