Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area-efficient, high-speed, dynamic-circuit-based sensing scheme for dual-rail SRAM memories

Area-efficient, high-speed, dynamic-circuit-based sensing scheme for dual-rail SRAM memories

US Patent 9251889 · Granted Feb 2, 2016

Estimated economic value: $36,192,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for artificial intelligence assisted service catalogue generat2024
Read accelerator circuit2023
Read assist circuitry for memory applications2022
Memory cell write assist in response to voltage tracking of a replica circuit2020
Read assist circuitry for memory applications2020
Read assist circuitry for memory applications2019
Method, system and circuit for staggered boost injection2019
Boost circuit for memory2019
Write operation scheme for SRAM2019
Write assist circuitry2018
Systems and methods for voltage level shifting in a device2017
Area-efficient process-and-temperature-adaptive self-time scheme for performance2016