Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing multi-bit error correction on a cache line

Performing multi-bit error correction on a cache line

US Patent 8245111 · Granted Aug 14, 2012

Estimated economic value: $13,822,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer architecture for generating an integrated data repository2025
Device, system and method for memory repair with multi-cell switching2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
End-to-end data protection for compute in memory (CIM)/compute near memory (CNM)2025
Memory circuit and write method2025
Systems and methods for classifying puf signature modules of integrated circuits2025
Techniques for decoupled access-execute near-memory processing2025
Systems and methods to store multi-level data2025
Integrated circuit (IC) signatures with random number generator and one-time pro2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Integrated circuit layout, integrated circuit, and method for fabricating the sa2025
Two-level main memory hierarchy management2025