Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware accelerated transactional memory system with open nested transactions

Hardware accelerated transactional memory system with open nested transactions

US Patent 8229907 · Granted Jul 24, 2012

Estimated economic value: $20,829,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Indexing sub-tables for performant access requests2025
Dynamic network reconfiguration2025
Composing diverse remote cores and FPGAs2024
Managing multi-single-tenant SaaS services2024
Data redaction in a journal-based database2024
Associating a function with a table in a database system2023
Instruction block allocation2023
Out-of-order block-based processors and instruction schedulers using ready state2023
FPGA-efficient directional two-dimensional router2023
Multiported parity scoreboard circuit2022
Hybrid block-based processor and custom function blocks2022
Scalable code repository with green master2022