Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress enhanced transistor devices and methods of making

Stress enhanced transistor devices and methods of making

US Patent 8216893 · Granted Jul 10, 2012

Estimated economic value: $6,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronically programmable fuse with heating transistors2025
Lateral phototransistor2025
Semiconductor-on-insulator field-effect transistors including stress-inducing co2025
IC device with vertically-graded silicon germanium region adjacent device channe2025
Lateral bipolar transistors2025
Lateral bipolar transistors with gate structure aligned to extrinsic base2025
In-situ wafer thickness and gap monitoring using through beam laser sensor2025
Lateral bipolar transistor with gated collector2025
Electro-absorption modulators with stacked waveguide tapers2025
Bipolar transistor structure on semiconductor fin and methods to form same2024
Lateral bipolar transistor2024
Transistor with wrap-around extrinsic base2024