Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double data rate converter circuit includes a delay locked loop for providing the plurality of clock phase signals

Double data rate converter circuit includes a delay locked loop for providing the plurality of clock phase signals

US Patent 8209562 · Granted Jun 26, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for remote game access2021
System for remote game access2017
System for remote game access2015
System for remote game access2014
System for remote game access2013
Double data rate output circuit2013
Double data rate output circuit and method2012
Double data rate output latch for static RAM device has edge-triggered flip-flop2011
System for remote game access2010
Apparatus and method for interfacing to a memory2010
Apparatus and method for interfacing to a memory2010
Apparatus and method for interfacing to a memory2010