Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double data rate output latch for static RAM device has edge-triggered flip-flop to output DDR signal to synchronize with a second clock signal

Double data rate output latch for static RAM device has edge-triggered flip-flop to output DDR signal to synchronize with a second clock signal

US Patent 8069363 · Granted Nov 29, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic protection against runt pulses2023
Automatic protection against runt pulses2023
System for remote game access2021
System for remote game access2017
System for remote game access2015
System for remote game access2014
System for remote game access2013
Double data rate output circuit2013
Double data rate output circuit2013
Double data rate output circuit2013
Double data rate output circuit and method2012
Double data rate output circuit and method2012