{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Early instruction text based operand store compare reject avoidance", "item": "https://www.patentleaderboard.com/patent/8195924"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Early instruction text based operand store compare reject avoidance

Early instruction text based operand store compare reject avoidance

US Patent 8195924 · Granted Jun 5, 2012

Estimated economic value: $5,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector test decimal instruction for validity testing2025
Controlling storage accesses for merge operations2025
Circuitry and methods for power efficient generation of length markers for a var2025
Logical clock connection in an integrated circuit design2025
Error protection analysis of an integrated circuit2025
Methods, systems, and apparatuses for scalable port-binding for asymmetric execu2025
Reset dynamic address translation protection instruction2024
Using a shadow copy of a cache in a cache hierarchy2024
In-memory trace with overlapping processing and logout2024
Reducing cache transfer overhead in a system2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Operating system deactivation of storage block write protection absent quiescing2023