Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write combining cache with pipelined synchronization

Write combining cache with pipelined synchronization

US Patent 8190826 · Granted May 29, 2012

Estimated economic value: $10,485,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compressing texture data on a per-channel basis2025
Accelerated draw indirect fetching2025
System and method for scheduling operations in a graphics pipeline2025
Hybrid render with deferred primitive batch binning2025
Hybrid render with deferred primitive batch binning2025
Configurable multiple-die graphics processing unit2025
Vertical and horizontal broadcast of shared operands2025
Dual vector arithmetic logic unit2025
Reconfigurable virtual graphics and compute processor pipeline2025
Block data load with transpose into memory2025
Processing unit with small footprint arithmetic logic unit2025
Spatial partitioning in a multi-tenancy graphics processing unit2025