Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for performing conditional sequential equivalence checking of an integrated circuit logic design

Techniques for performing conditional sequential equivalence checking of an integrated circuit logic design

US Patent 8181134 · Granted May 15, 2012

Estimated economic value: $8,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical parallelism in a network of distributed neural network cores2025
Equivalence checking of synthesized logic designs using generated synthesis hist2025
Compressed weight distribution in networks of neural processors2025
Multi-agent instruction execution engine for neural inference processing2025
Conflict-free, stall-free, broadcast network on chip2025
Efficient method for VLSI implementation of useful neural network activation fun2025
Scheduler for mapping neural networks onto an array of neural cores in an infere2025
Data representation for dynamic precision in neural network cores2024
Networks for distributing parameters and data to neural network compute cores2024
Defect resistant designs for location-sensitive neural network processor arrays2024
Runtime reconfigurable neural network processor core2024
Parallel computational architecture with reconfigurable core-level and vector-le2023