Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodologies and tool set for IDDQ verification, debugging and failure diagnosis

Methodologies and tool set for IDDQ verification, debugging and failure diagnosis

US Patent 8159255 · Granted Apr 17, 2012

Estimated economic value: $10,016,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphite-like crystallite-based carbon nanomaterial, and preparation method and 2021
Electrical circuit comprising a trim circuit2021
Communication interface2018
Data recirculation in configured scan paths2016
Data recirculation in configured scan paths2016
Daisy chain connection for testing continuity in a semiconductor die2015
Techniques providing fiducial markers for failure analysis2013
Techniques providing fiducial markers for failure analysis2013
Systems and methods utilizing redundancy in semiconductor chip interconnects2013
Test method and test device2013
Integrated circuit with improved test capability via reduced pin count2011
Integrated circuit with improved test capability via reduced pin count2010