Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor coupled to a sequencer circuit that provides efficient scalable queuing and method

Data processor coupled to a sequencer circuit that provides efficient scalable queuing and method

US Patent 8156265 · Granted Apr 10, 2012

Estimated economic value: $7,996,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frame scheduling based on an estimated direct memory access (DMA) latency and ap2025
Minimizing deviation from average latency of table lookups2024
Method and system for effective use of internal and external memory for packet b2023
Systems and methods for frame presentation and modification in a networking envi2019
Systems and methods to access memory locations in exact match keyed lookup table2018
Configurable per-task state counters for processing cores in multi-tasking proce2017
System and method for conditional task switching during ordering scope transitio2017
Method of offloading cyclic redundancy check on portions of a packet2017
Systems and methods for order scope transitions using cam2016
Method and apparatus for auto detection of AAL5 type frames for VCC and VPC swit2014
Data scan mechanism2011
Stream processing node2011