Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Frame scheduling based on an estimated direct memory access (DMA) latency and apparatus for time aware frame scheduling

Frame scheduling based on an estimated direct memory access (DMA) latency and apparatus for time aware frame scheduling

US Patent 12267153 · Granted Apr 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Counting packet loss in sequence recovery method2025
Minimizing deviation from average latency of table lookups2024
Disabling cut-through frame transfer based on a cycle time period and apparatus 2024
Extending acceptable sequence range2023
Method and system for effective use of internal and external memory for packet b2023
Method and system for effective use of internal and external memory for packet b2023
Systems and methods for frame presentation and modification in a networking envi2019
Systems and methods for frame presentation and modification in a networking envi2019
Systems and methods to access memory locations in exact match keyed lookup table2018
Systems and methods to access memory locations in exact match keyed lookup table2018
Configurable per-task state counters for processing cores in multi-tasking proce2017
System and method for conditional task switching during ordering scope transitio2017