Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable per-task state counters for processing cores in multi-tasking processing systems

Configurable per-task state counters for processing cores in multi-tasking processing systems

US Patent 9785473 · Granted Oct 10, 2017

Estimated economic value: $5,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frame scheduling based on an estimated direct memory access (DMA) latency and ap2025
Minimizing deviation from average latency of table lookups2024
Method and system for effective use of internal and external memory for packet b2023
Data processing system having cache memory debugging support and method therefor2022
Data processing system having cache memory debugging support and method therefor2020
Configurable pipeline based on error detection mode in a data processing system2019
Watchdog method and device2019
Systems and methods for frame presentation and modification in a networking envi2019
Systems and methods to access memory locations in exact match keyed lookup table2018
Data processing system with speculative fetching2018
Switching between traditional and history program trace modes without halting a 2018
Method to communicate task context information and device therefor2018