Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of designing integrated circuits including providing an option to select a mask layer set

Method of designing integrated circuits including providing an option to select a mask layer set

US Patent 8151224 · Granted Apr 3, 2012

Estimated economic value: $21,394,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic system and method for pipelined data transfer2025
First-in first-out buffer with lookahead performance booster2024
Methods and apparatus for providing deterministic latency for communications int2021
Systems and methods for aligning received data2020
Integrated circuit with dynamically-adjustable buffer space for serial interface2019
Dual signal protocol input/output (I/O) buffer circuit2019
Integrated circuit with an increased signal bandwidth input/output (I/O) circuit2018
Packaged integrated circuit including a switch-mode regulator and method of form2018
Techniques for enabling and disabling transistor legs in an output driver circui2017
Integrated circuit with dynamically-adjustable buffer space for serial interface2017
Clock signal networks for structured ASIC devices2015
High speed IO buffer2015