Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a metal silicide layer, devices incorporating metal silicide layers and design structures for the devices

Method of forming a metal silicide layer, devices incorporating metal silicide layers and design structures for the devices

US Patent 8129844 · Granted Mar 6, 2012

Estimated economic value: $5,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field plate structure to reduce self-heating in transistor and related method2025
High-mobility-electron transistors having heat dissipating structures2025
Series inductors2025
High electron mobility transistors having barrier liners and integration schemes2025
Integrated circuit structure with through-metal through-substrate interconnect a2024
Ultralow-K dielectric-gap wrapped contacts and method2024
Series inductors2024
Transistor with self-aligned gate and self-aligned source/drain terminal(s) and 2024
Tight pitch wirings and capacitor(s)2022
Micro-electro-mechanical system (MEMS) structures and design structures2021
Tight pitch wirings and capacitor(s)2021
Micro-electro-mechanical system (MEMS) structures and design structures2020