Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package and method using isolated VSS plane to accommodate high speed circuitry ground isolation

Semiconductor package and method using isolated VSS plane to accommodate high speed circuitry ground isolation

US Patent 8129759 · Granted Mar 6, 2012

Estimated economic value: $40,797,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D-interconnect2024
3D-interconnect2021
3D-interconnect2019
Low cost hybrid high density package2018
Low cost hybrid high density package2016
Low cost hybrid high density package2015
Flip-chip QFN structure using etched lead frame2013
Area array quad flat no-lead (QFN) package2013
Methods for avoiding parasitic capacitance in an integrated circuit package2012
Enhanced pad design for solder attach devices2012
Device for avoiding parasitic capacitance in an integrated circuit package2011
Wire bond integrated circuit package for high speed I/O2010