Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for on-chip jitter measurement

Circuit and method for on-chip jitter measurement

US Patent 8126041 · Granted Feb 28, 2012

Estimated economic value: $6,579,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing latency of memory read operations returning data on a read data path ac2021
Augmenting incomplete training datasets for use in a machine learning system2021
Reducing latency of memory read operations returning data on a read data path ac2020
Double data rate (DDR) memory read latency reduction2018
Circuit and method for on-chip jitter measurement2013
Circuit and method for on-chip jitter measurement2013
Structure for transforming an input voltage to obtain linearity between input an2011
Structure for intrinsic RC power distribution for noise filtering of analog supp2011
Intrinsic RC power distribution for noise filtering of analog supplies2010
Method and apparatus for dynamic characterization of reliability wearout mechani2010
Structure for a high output resistance, wide swing charge pump2010
Method, apparatus and computer program product for controlling jitter or the eff2009