Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a semiconductor device having a source extension region and a drain extension region

Method for manufacturing a semiconductor device having a source extension region and a drain extension region

US Patent 8124465 · Granted Feb 28, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spin qubit-type semiconductor device and integrated circuit thereof2025
Device and method for fabricating highly integrated and miniaturized silicon qua2025
Semiconductor device and method for manufacturing the same2017
Semiconductor device and method of manufacturing semiconductor device2012
Semiconductor device and method of manufacturing semiconductor device2012
Semiconductor device and method for manufacturing the same2012
Semiconductor device and method of manufacturing semiconductor device2011
Method of manufacturing a semiconductor device2011
Semiconductor device having fins FET and manufacturing method thereof2010
Semiconductor device and method manufacturing semiconductor device2010
Method of manufacturing semiconductor device using dummy gate wiring layer2010
FinFET pMOS double gate semiconductor device with uniaxial tensile strain applie2010