Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for masking latency of memory reorganization work in a compressed memory system

Systems and methods for masking latency of memory reorganization work in a compressed memory system

US Patent 8122216 · Granted Feb 21, 2012

Estimated economic value: $5,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus of integrating memory stacks2025
Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics2025
Flexible, scalable graph-processing accelerator2025
Techniques for predicting a personalized URL document to assist a conversation2025
Memory sprinting2025
Context-based response generation2025
Device and method for accelerating matrix multiply operations2024
Memory sprinting2024
Unstructured extensions to rpa2024
Flexible, scalable graph-processing accelerator2024
Transformer-based encoding incorporating metadata2024
Error detection and correction in memory modules using programmable ECC engines2024