Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating clock signals for coupled ASIC chips in processor interface with X and Y logic operable in functional and scanning modes

Generating clock signals for coupled ASIC chips in processor interface with X and Y logic operable in functional and scanning modes

US Patent 8090929 · Granted Jan 3, 2012

Estimated economic value: $8,800,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Voltage overshoot management2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Voltage droop management through microarchitectural stall events2023
Fine resolution on-chip voltage simulation to prevent under voltage conditions2023
Proactive voltage droop reduction and/or mitigation in a processor core2022
Maintaining compatibility for complex functions over multiple machine generation2022
Attaching storage resources to virtual machine instances2021
Dynamically optimizing margins of a processor2021
Predictive on-chip voltage simulation to detect near-future under voltage condit2021