Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming self-aligned low resistance contact layer

Method of forming self-aligned low resistance contact layer

US Patent 8088665 · Granted Jan 3, 2012

Estimated economic value: $38,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Trench-based quantum dot devices with conductive liners2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025