Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a CMOS device with zero soft error rate

Method of manufacturing a CMOS device with zero soft error rate

US Patent 8084342 · Granted Dec 27, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coercivity-enhanced iron nitride nanoparticles with high saturation magnetizatio2025
Anisotropic iron nitride permanent magnets2023
Vacuum-capacitor method and apparatus2023
High isostatic strength honeycomb structures and extrusion dies therefor2022
Anisotropic iron nitride permanent magnets2022
Vacuum-capacitor apparatus and method2021
Method and associated capacitors having engineered electrodes with very high ene2020
Capacitors having engineered electrodes with very high energy density and associ2019
Capacitors having engineered electrodes with very high energy density2018
Method and apparatus for capacitors having engineered electrodes with very high 2016
Apparatus and method for capacitors having engineered electrodes with very high 2014
Schottky barrier CMOS device and method2012