Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partial speed and full speed programming for non-volatile memory using floating bit lines

Partial speed and full speed programming for non-volatile memory using floating bit lines

US Patent 8081514 · Granted Dec 20, 2011

Estimated economic value: $20,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for programming a memory device to reduce retention error2025
Dual-way sensing scheme for better neighboring word-line interference2025
Open block read ICC reduction2025
Dynamic 1-tier scan for high performance 3D NAND2025
High performance verify techniques in a memory device2025
Non-volatile memory with erase depth detection and adaptive adjustment to progra2025
Apparatus and method for detecting neighbor plane erase failures2025
Data retention-specific refresh read2025
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Selective increase and decrease to pass voltages for programming a memory device2025
Three-bit-per-cell programming using a four-bit-per-cell programming algorithm2025
CELSRC voltage separation between SLC and XLC for SLC program average ICC reduct2025