Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing isolation of VLSI scan chain using ABIST test patterns

Implementing isolation of VLSI scan chain using ABIST test patterns

US Patent 8065575 · Granted Nov 22, 2011

Estimated economic value: $22,584,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for utilizing a data storage device with power performance pro2025
High power device fault localization via die surface contouring2024
Diagnostic enhancement for multiple instances of identical structures2022
Built-in device testing of integrated circuits2020
Iterative N-detect based logic diagnostic technique2019
Dynamic fault model generation for diagnostics simulation and pattern generation2019
Iterative N-detect based logic diagnostic technique2018
Dynamic fault model generation for diagnostics simulation and pattern generation2017
Dynamic fault model generation for diagnostics simulation and pattern generation2017
Selective test pattern processor2016
Selective test pattern processor2016
Selective test pattern processor2016