Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for error correction in cache units

System and method for error correction in cache units

US Patent 8065555 · Granted Nov 22, 2011

Estimated economic value: $16,463,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Native support for execution of get exponent, get mantisssa, and scale instructi2025
Immediate offset of load store and atomic instructions2025
Sharing register file usage between fused processing resources2025
Sharing register file usage between fused processing resources2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Systolic array having support for output sparsity2025
Dynamic memory reconfiguration2025
Prefetch status notification for memory prefetching2025
Register file for systolic array2025
Register file for systolic array2025
High performance constant cache and constant access mechanisms2025