Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay lock loop circuit, timing generator, semiconductor test device, semiconductor integrated circuit, and delay amount calibration method

Delay lock loop circuit, timing generator, semiconductor test device, semiconductor integrated circuit, and delay amount calibration method

US Patent 8058891 · Granted Nov 15, 2011

Estimated economic value: $22,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Measurement apparatus, measurement method and computer readable medium2024
Authentication terminal2018
Authentication system, authentication method and service providing system2018
Semiconductor circuit with load balance circuit2013
Clock hand-off circuit2013
Timing generator and test apparatus2013
Apparatus for manufacturing substrate for testing, method for manufacturing subs2013
Signal generation and detection apparatus and tester2012
Loop type clock adjustment circuit and test device2012
Delay circuit, test apparatus, storage medium semiconductor chip, initializing c2011
Delay circuit, test apparatus, storage medium semiconductor chip, initializing c2011
Test apparatus, test method and computer readable medium2011