Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Layouts for multiple-stage ESD protection circuits for integrating with semiconductor power device

US Patent 8053808 · Granted Nov 8, 2011

Estimated economic value: $321,000

Assignee

Inventors

View full patent text on Google Patents →