Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simplified bias circuitry for differential buffer stage with symmetric loads

Simplified bias circuitry for differential buffer stage with symmetric loads

US Patent 8035434 · Granted Oct 11, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bipolar transistor adjustable shunt regulator circuit2016
Delay locked loop circuit and method2014
Initialization circuit for delay locked loop2013
Delay locked loop circuit and method2013
Intialization circuit for delay locked loop2012
ASIC design using clock and power grid standard cell2010
Simplified bias circuitry for differential buffer stage with symmetric loads2010
Start up circuit for delay locked loop2010
Delay locked loop circuit and method2009
Start up circuit for delay locked loop2009
Delay locked loop circuit and method2007
Method and apparatus for initializing a delay locked loop2007