Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ASIC design using clock and power grid standard cell

ASIC design using clock and power grid standard cell

US Patent 7761831 · Granted Jul 20, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic impedance control for input/output buffers2021
Dynamic impedance control for input/output buffers2020
Bipolar transistor adjustable shunt regulator circuit2016
Dynamic impedance control for input/output buffers2016
Apparatus for finding a machine tool origin2016
Dynamic impedance control for input/output buffers2014
Delay locked loop circuit and method2014
High bandwidth memory interface2014
Voltage down converter for high speed memory2013
Initialization circuit for delay locked loop2013
Delay locked loop circuit and method2013
High bandwidth memory interface2012