Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor buffer architecture for III-V devices on silicon substrates

Semiconductor buffer architecture for III-V devices on silicon substrates

US Patent 8034675 · Granted Oct 11, 2011

Estimated economic value: $25,057,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photodetector structures formed on high-index substrates2022
Optoelectronic devices formed over a buffer2021
Apparatus and methods for forming a modulation doped non-planar transistor2019
Techniques for forming contacts to quantum well transistors2019
Extreme high mobility CMOS logic2018
Quantum well MOSFET channels having lattice mismatch with metal source/drains, a2018
Forming arsenide-based complementary logic on a single substrate2018
Techniques for forming contacts to quantum well transistors2017
Extreme high mobility CMOS logic2017
Apparatus and methods for forming a modulation doped non-planar transistor2017
Extreme high mobility CMOS logic2017
Quantum well MOSFET channels having lattice mismatch with metal source/drains, a2016