Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output compression and pin reduction in an integrated circuit

Input/output compression and pin reduction in an integrated circuit

US Patent 8024629 · Granted Sep 20, 2011

Estimated economic value: $3,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transgene genetic tags and methods of use2025
Coordinated control of multiple components for closed-loop enclosure cooling2025
Payload delivery device2025
NAND string utilizing floating body memory cell2024
Content addressable memory device having electrically floating body transistor2024
Scalable floating body memory cell for memory compilers and method of using floa2024
Memory device having electrically floating body transistor2024
Payload delivery device2024
Memory cell comprising first and second transistors and methods of operating2024
MRAM access coordination systems and methods via pipeline in parallel2024
Content addressable memory device having electrically floating body transistor2024
Memory devices for comparing input data to data stored in memory cells coupled t2024