Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for performing sequential equivalence checking on integrated circuit (IC) designs

Method and system for performing sequential equivalence checking on integrated circuit (IC) designs

US Patent 8015521 · Granted Sep 6, 2011

Estimated economic value: $4,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solving multiple array problems interacting with each other in constraint solvin2025
Logic simulation of circuit designs using on-the-fly bit reduction for constrain2023
Bit-level learning for word-level constraint solving2022
Multi-dimensional constraint solver using modified relaxation process2020
Reducing x-pessimism in gate-level simulation and verification2014
Abstraction-based livelock/deadlock checking for hardware verification2012
Verification technique including deriving invariants from constraints2012
Method and apparatus for distinguishing combinational designs2011
Performing abstraction-refinement using a lower-bound-distance to verify the fun2011
Method and apparatus for distinguishing combinational designs2011
Shelf1999
Shelf1999