Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry

Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry

US Patent 8012847 · Granted Sep 6, 2011

Estimated economic value: $2,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structures including carrier wafers and attached device wafers, an2018
Semiconductor structures including carrier wafers and methods of using such semi2016
Methods of forming trench isolation in the fabrication of integrated circuitry a2013
Methods of forming trench isolation in the fabrication of integrated circuitry a2013
Interconnect structures with bond-pads and methods of forming bump sites on bond2011
Liner for shallow trench isolation2011
Methods of forming semiconductor constructions2009
Interconnect structures with bond-pads and methods of forming bump sites on bond2009
Methods for forming shallow trench isolation2009
Capacitor structure for two-transistor DRAM memory cell and method of forming sa2009
Methods of forming trench isolation in the fabrication of integrated circuitry, 2008
Methods of forming trench isolation in the fabrication of integrated circuitry, 2008