Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating memory circuitry, integrated circuitry and memory integrated circuitry

Methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating memory circuitry, integrated circuitry and memory integrated circuitry

US Patent 7387940 · Granted Jun 17, 2008

Estimated economic value: $1,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuitry comprising an array, method of forming an array, method of 2021
Integrated circuitry comprising an array, method of forming an array, method of 2020
Semiconductor structures including carrier wafers and attached device wafers, an2018
Semiconductor structures including carrier wafers and methods of using such semi2016
Methods of forming trench isolation in the fabrication of integrated circuitry a2013
Methods of forming trench isolation in the fabrication of integrated circuitry a2013
Methods of forming trench isolation in the fabrication of integrated circuitry a2011
Methods of forming trench isolation in the fabrication of integrated circuitry a2011
Methods of forming trench isolation in the fabrication of integrated circuitry a2011
Multiple-depth STI trenches in integrated circuit fabrication2011
Interconnect structures with bond-pads and methods of forming bump sites on bond2011
Liner for shallow trench isolation2011