Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic circuit testing with reduced overhead

Logic circuit testing with reduced overhead

US Patent 7996743 · Granted Aug 9, 2011

Estimated economic value: $10,451,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in-self-test circuits and methods using pipeline registers2022
Method and apparatus for using programmable logic circuitry to test on-chip anal2018
Methods and apparatus for testing multiple clock domain memories2015
Clock control circuitry and methods of utilizing the clock control circuitry2015
Clock control circuitry and methods of utilizing the clock control circuitry2013
Automatic test pattern generation system for programmable logic devices2013
Techniques for testing memory circuits2011
Techniques for testing memory circuits2010
Testing circuitry for programmable logic devices with selectable power supply vo2009
Configurable built in self test circuitry for testing memory arrays2009
Method and apparatus for testing integrated circuits2008
Method and apparatus for bit mapping memories in programmable logic device integ2007