Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for bit mapping memories in programmable logic device integrated circuits during at-speed testing

Method and apparatus for bit mapping memories in programmable logic device integrated circuits during at-speed testing

US Patent 7266028 · Granted Sep 4, 2007

Estimated economic value: $9,203,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock control circuitry and methods of utilizing the clock control circuitry2015
Clock control circuitry and methods of utilizing the clock control circuitry2013
Automatic test pattern generation system for programmable logic devices2013
Logic circuit testing with reduced overhead2011
Testing circuitry for programmable logic devices with selectable power supply vo2009
Configurable built in self test circuitry for testing memory arrays2009
Method and apparatus for testing integrated circuits2008